#### Computer Architecture

## Computer Architecture<br>Lecture 03 – Pipeline and hazard<br>(Instruction level Parallelism) (Instruction level Parallelism) er Architecture<br>Pipeline and hazard<br>Pengju Ren<br>Pengju Ren<br>Gial Intelligence and Robotics<br>Jiaotong University 3 - Pipeline and hazard<br>
Simon level Parallelism<br>
Reference and Robotics<br>
Kartificial Intelligence and Robotics<br>
Xi'an Jiaotong University<br>
Xi'an Jiaotong University<br>
Xi'an Jiaotong University Lecture 03 - Pipeline and hazard<br>
(Instruction level Parallelism)<br>
Pengju Ren<br>
Pengju Ren<br>
Xi'an Jiaotong University

Institute of Artificial Intelligence and Robotics

http://gr.xjtu.edu.cn/web/pengjuren

#### Agenda

#### Pipeline and hazards:

- 
- Agenda<br>
Pine and hazards:<br>
 Pipeline Basics<br>
 Structural Hazards<br>
 Data Hazards Agenda<br>
eline and hazards:<br>
— Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards Agenda<br>
Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards Agenda<br>
Eline and hazards:<br>
— Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards Pipeline Basics<br>Pipeline Basics<br>Data Hazards<br>Control Hazards<br>Control Hazards<br>Pengju Ren
- 
- 

#### "Iron Law" of Processor Performance



- **Instructions per program depends on source code,** compiler technology, and ISA
- Cycles per instructions (CPI) depends on ISA and microarchitecture
- Time per cycle depends upon the microarchitecture and base technology



# Pipeline v.s Unpipeline (Area analysis)



#### More about Pipeline

- The Clock Period is depended on the longest stage of the pipeline
- Dependence among different stages raise challenges for high efficient pipeline (e.g., RAW, WAW, WAR)



The classical 5-stages Pipeline of RISC-V

#### Clock Frequency of Pipeline



#### Merge multiple stages into one (Shallow pipeline)



#### Divide one stage into multiple stages (Deeper pipeline)



#### An Ideal Pipeline



- All instructions go through the same stages
- No sharing of resources between any two stages
- 
- 
- instructions depend on each other causing various hazards



- I All objects go through the same stages
- No sharing of resources between any two stages
- 
- 
- instructions depend on each other causing various hazards

#### Instructions Interact With Each Other in Pipeline

- **Structions Interact With Each Other in Pipeline<br>
Structural Hazard: An instruction in the pipeline needs a<br>
Structural Hazard: An instruction in the pipeline<br>
Data Hazard: An instruction depends on a data value** resource being used by another instruction in the pipeline
- Data Hazard: An instruction depends on a data value produced by an earlier instruction
- Control Hazard: Whether or not an instruction should **Structural Hazard:** An instruction in the pipeline needs a resource being used by another instruction in the pipeline **Data Hazard:** An instruction depends on a data value produced by an earlier instruction<br>**Control Hazar** earlier instruction (branches, interrupts) tural Hazard: An instruction in the pipeline nore being used by another instruction in the pipeline<br>Hazard: An instruction depends on a data value<br>uced by an earlier instruction<br>ol Hazard: Whether or not an instruction sho

#### Overview of Structural Hazard

■ Structural hazards occur when two instructions need the same hardware resource at the same time

Approaches to resolving structural hazards – Schedule: Programmer explicitly avoids scheduling instructions that would create structural hazards – Stall: Hardware includes control logic that stalls until earlier instruction is no longer using contended resource – Duplicate: Add more hardware to design so that each The two instructions reeds<br>vare resource at the same time<br>paches to resolving structural hazards<br>edule: Programmer explicitly avoids scheduling<br>ctions that would create structural hazards<br>I: Hardware includes control logic

instruction can access independent resources at the same time

#### Example of Structural Hazard: Unified Memory



#### Example of Structural Hazard: Unified Memory



#### Example of Structural Hazard: Unified Memory





#### Agenda

Pipeline and hazards:

- 
- Agenda<br>
Pine and hazards:<br>
 Pipeline Basics<br>
 Structural Hazards<br>
 Data Hazards Agenda<br>
Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards Agenda<br>
Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards Agenda<br>
Eline and hazards:<br>
— Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards Pipeline Basics<br>
Pipeline Basics<br>
Structural Hazards<br>
Control Hazards<br>
Control Hazards<br>
Pengju Ren
- 

#### Overview of Data Hazards

- **Data hazards occur when one instruction depends on a data** value produced by a preceding instruction still in the pipeline
- 
- Approaches to resolving data hazards<br>
 Stall: Wait for the result to be available by freezing earlier pipeline stages produced by a preceding instruction still in the<br>aches to resolving data hazards<br>: Wait for the result to be available by freezing<br>e stages<br>ss: Route data as soon as possible after it is ca<br>earlier pipeline stage<br>ulate:<br>Tw
	- Bypass: Route data as soon as possible after it is calculated to the earlier pipeline stage
	- Speculate:

Two cases:

Guessed correctly -> do nothing Guessed incorrectly -> kill and restart

#### Example of Data Hazards



#### Resolving Data Hazards by Stalling



...<br>
x1 ← x2 + 10<br>
x4 ← x1 + 17<br>
...<br>
<br> **21**  $X1 + 21$  $X4 \leftarrow X1 + 17$ 

…

#### Resolving Data Hazards by Stalling



#### Stalled Stages and Pipeline Bubbles









Compare the **source registers** of the instruction at IR.F/D with the **destination** register of the instruction at IR.D/X (uncommitted instructions).



Why do not compare IR.F/D.rs1 and rs2 with IR.M/W.rd?



Should we always stall if the rs field matches some rd? not every instruction writes a register => we not every instruction reads a register => re



#### Deriving the Stall Signal



Stall =((IR.F/D.rs1==IR.D/X.rd)**IR.D/X.we** + (IR.F/D.rs1==IR.X/M.rd)IR.X/M.we ) IR.F/D.re1 or  $($  $\langle$ IR.F $/$ D.rs2==IR.D $/$ X.rd)**IR.D** $/$ **X.we** + (IR.F/D.rs2==IR.X/M.rd) IR.X/M.we ) IR.F/D.re2

This is not the whole story!



Is there any possible data hazard in this instruction sequence?  $\,$   $_{\rm 29}$ 

#### Data Hazards Due to Loads and Stores

### Example instruction sequence:

 $M[(X1)+7] \leftarrow (X2)$  $X4 \leftarrow M[(X3) + 5]$ 



#### What if  $\text{Regs}[X1]+7 == \text{Regs}[X3]+5$  ?

**Data Hazards Due to Loads and Stores**<br> **Example instruction sequence:**<br>  $M[(X1)+7] \leftarrow (X2)$ <br>  $X4 \leftarrow M[(X3)+5]$ <br>
What if Regs[X1]+7 == Regs[X3]+5 ?<br>
— Writing and reading to/from the same address<br>
— Hazard is avoided because ou **Example instruction sequence:**<br>  $M[(X1)+7] \leftarrow (X2)$ <br>  $X4 \leftarrow M[(X3) + 5]$ <br>
What if Regs[X1]+7 == Regs[X3]+5 ?<br>
— Writing and reading to/from the same address<br>
— Hazard is avoided because our memory system completes<br>
writes in a writes in a single cycle (Actually it is not)  $x4 \leftarrow M[(X3) + 5]$ <br>
What if Regs[X1]+7 == Regs[X3]+5 ?<br>
— Writing and reading to/from the same address<br>
— Hazard is avoided because our memory system completes<br>
writes in a single cycle (Actually it is not)<br>
— More realisti

**Example instruction sequence:**<br>  $M[(X1)+7] \leftarrow (X2)$ <br>  $X4 \leftarrow M[(X3)+5]$ <br>
What if Regs[X1]+7 == Regs[X3]+5 ?<br>
— Writing and reading to/from the same address<br>
— Hazard is avoided because our memory system completes<br>
writes in a s handling of data hazards due to loads and stores (More on this later in the course)

#### Overview of Data Hazards

- Data hazards occur when one instruction depends on a data value produced by a preceding instruction still in the pipeline
- 
- **Approaches to resolving data hazards** and  $\mathbb{Q}$  a pipeline stages
	- Bypass: Route data as soon as possible after it is calculated to the earlier pipeline stage
	- Speculate:

Two Guessed correctly -> do nothing produced by a preceding instruction still in the<br>aches to resolving data hazards<br>I: Wait for the result to be available by freezing<br>ne stages<br>ass: Route data as soomas possible after it is ca<br>earlier pipeline stage<br>culate: Guessed incorrectly -> kill and restart







■ Later stages provide dependence information to earlier stages which can stall (or kill) instructions



■ Later stages provide dependence information to earlier stages which can stall (or kill) instructions



■ Later stages provide dependence information to earlier stages which can stall (or kill) instructions
#### Feedback to Resolve Hazards



■ Later stages provide dependence information to earlier stages which can stall (or kill) instructions

#### Feedback to Resolve Hazards



■ Later stages provide dependence information to earlier stages which can stall (or kill) instructions

#### Feedback to Resolve Hazards



- Later stages provide dependence information to earlier stages which can stall (or kill) instructions
- Controlling a pipeline in this manner works provided the instruction at stage i+1 can complete without any interference from instructions in stages 1 to i

# Bypassing



#### Each stall or kill introduces a bubble => CPI > 1

Pengju

When is data actually available? At Execute Stage

# **Bypassing**



#### Each stall or kill introduces a bubble => CPI > 1

#### When is data actually available? At Execute Stage



A new datapath, i.e., a bypass (or feedback), can get the data from the output of the ALU to its input

#### Adding a Bypass



#### Adding a Bypass



#### Adding a Bypass









# Bypassing



#### Each stall or kill introduces a bubble => CPI > 1

Pengju

When is data actually available? At Execute Stage

#### The Bypass Signal



Is this correct ?

No, because only R, U and partial of I instructions can benefit from this bypass How might we address this?

Split we into two components: we-bypass and we-stall

#### Recap: "load instructions" of I-type



#### Recap: JALR  $(R[rd] = PC+4; PC = R[rs1] + imm)$  of I-type



#### Adding JAL  $(R[rd] = PC+4; PC = PC + \{imm,1b'0\})$  of UJ-type



# Bypass and Stall Signals

Split X/M.  $we_F$  into two components:  $X/M$ .  $we - bypass$ ,  $X/M$ .  $we - stall$ 



I\*: I指令中的立即数操作; I\*\*: I指令中的其它指令 (如: Load和JALR) 53

# Bypass and Stall Signals

Split X/M.  $we_F$  into two components:  $X/M$ .  $we - bypass$ ,  $X/M$ .  $we - stall$ 



I\*: I指令中的立即数操作; I\*\*: I指令中的其它指令 (如: Load和JALR) **54** 

## Bypass and Stall Signal

Deriving Bypass from the Stall Signal



# Bypass and Stall Signal

Deriving Bypass from the Stall Signal

Stall =((IR.D/X.rs1==IR.X/M.rd)**IR.X/M.we-stall** + (IR.D/X.rs1==IR.M/W.rd)IR.M/W.we) IR.D/X.re1 or  $((IR.D/X.rs2=IR.X/M.rd)$ IR.X/M.we-stall + (IR.D/X.rs2==IR.M/W.rd)IR.M/W.we) IR.D/X.re2 **Sand Stall Signal**<br>
Bypass from the Stall Signal<br>
Asrc = (IR.D/X.rs1==IR.X/M.rd)IR.X/M.we-bypass<br>
M.rd)**IR.X/M.we-stall**<br>
M/W.rd)**IR.M/W.we) IR.D/X.re1 ss and Stall Signal**<br>
Bypass from the Stall Signal<br>
Asrc = (IR.D/X.rs1==IR.X/M.rd)IR.X/M.we-bypass<br>
(M.rd)**IR.X/M.we-stall**<br>
M/W.rd)**IR.M/W.we) IR.D/X.re1**<br>
Bsrc = (IR.D/X.rs2==IR.X/M.rd)|R.X/M.we-bypass<br>
X/M.rd)**IR.X/M.w** Stall =((IR.F/D.rs1==IR.D/X.rd)**IR.D/X.we-stall** + (IR.F/D.rs1==IR.X/M.rd)IR.X/M.we ) IR.F/D.re1 or  $((IR.F/D.rs2=IR.D/X.rd)$ IR.D/X.we-stall + (IR.F/D.rs2==IR.X/M.rd)IR.X/M.we ) IR.F/D.re2 Bypass from the Stall Signal<br>Asrc = (IR.D/X.rs1==IR.X/M.rd)IR.X/M.we-bypass<br>M.rd)**IR.X/M.we-stall**<br>M/W.rd)**IR.M/W.we) IR.D/X.re1**<br>Bsrc = (IR.D/X.rs2==IR.X/M.rd)IR.X/M.we-bypass<br>X/M.rd)**IR.X/M.we-stall**<br>ASRC = (IR.F/D.rs1== M/W.rd)**IR.M/W.we) IR.D/X.re1**<br>Bsrc = (IR.D/X.rs2==IR.X/M.rd)IR.X/M.we-bypass<br>K/M.rd)**IR.X/M.we-stall**<br>A/W.rd)**IR.M/W.we) IR.D/X.re2**<br>Asrc<sup>o</sup>= (IR.F/D.rs1==IR.D/X.rd)IR.D/X.we-bypass<br>X.rd)**IR.D/X.we -stall**<br>Bsrc' = (IR.F/D (in:*Dyx.*132--in:*NY* W.Fd) (*R.F/D.rs1==lR.D/X.rd)IR.D/X.we-bypass*<br>(*IR.F/D.rs1==lR.D/X.rd)IR.D/X.we-stall*<br>(*IR.F/D.rs1==lR.X/M.rd)IR.X/M.we* ) *IR.F/D.re1*<br>*Bsrc' = (IR.F/D.rs2==lR.D/X.rd)IR.D/X.we-bypass*<br>(*IR.F/D.r* Pencillary Milleton My William R.D/X.rs1==IR.M/W.rd)**IR.M/W.we) IR.D/X.rs2**<br>Bsrc = (IR.D/X.rs2==IR.X/M.rd)IR.X/<br>R.D/X.rs2==IR.X/M.rd)**IR.X/M.we-stall**<br>C.D/X.rs2==IR.M/W.rd)**IR.M/W.we) IR.D/X.re2**<br>P.D/X.rs2==IR.M/W.rd)**IR.** 

#### Fully Bypassed Datapath



Note: Assumes data written to registers in a W-stage is readable in parallel D-stage.

57

#### Overview of Data Hazards

- Data hazards occur when one instruction depends on a data value produced by a preceding instruction still in the pipeline
- 
- **Approaches to resolving data hazards** and  $\frac{1}{2}$  and  $\frac{1}{2}$  are stall: Wait for the result to be available by freezing earlier pipeline stages produced by a preceding instruction still in the<br>aches to resolving data hazards<br>I: Wait for the result to be available by freezing<br>ne stages<br>ass: Route data as soon as possible after it is ca<br>earlier pipeline stage<br>**culat** 
	- Bypass: Route data as soon as possible after it is calculated to the earlier pipeline stage
	- Speculate: (later in course)
		- Two cases:

Guessed correctly -> do nothing

Guessed incorrectly -> kill and restart

# Agenda

Pipeline and hazards:

- 
- Agenda<br>
Pine and hazards:<br>
 Pipeline Basics<br>
 Structural Hazards<br>
 Data Hazards Agenda<br>
Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards Agenda<br>
Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards Agenda<br>
Eline and hazards:<br>
— Pipeline Basics<br>
— Structural Hazards<br>
— Data Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards<br>
— Control Hazards Pipeline Basics<br>
Pipeline Basics<br>
Data Hazards<br>
Control Hazards<br>
Control Hazards<br>
Pengju Ren
- 
- 

# Instruction to Instruction Dependence **nstruction to Instruction D<br>Vhat do we need to calculate next |<br>— For Jumps<br>• Opcode, offset, and PC<br>— For Jump Register nstruction to Instruction D**<br>
What do we need to calculate next |<br>
- For Jumps<br>
• Opcode, offset, and PC<br>
- For Jump Register<br>
• Opcode and register value<br>
- For Conditional Branches **nstruction to Instruction Dep**<br>
What do we need to calculate next PC?<br>
– For Jumps<br>
• Opcode, offset, and PC<br>
– For Jump Register<br>
• Opcode and register value<br>
– For Conditional Branches<br>
• Opcode, offset, PC, and registe

- What do we need to calculate next PC? What do we need to calculate next  $-$  For Jumps<br>
• Opcode, offset, and PC<br>
– For Jump Register<br>
• Opcode and register value<br>
– For Conditional Branches<br>
• Opcode, offset, PC, and register<br>
– For all others<br>
• Opcode and PC
	- - Opcode, offset, and PC
	-
	- Opcode and register value<br>
	 For Conditional Branches
	-
	- Opcode, offset, PC, and register (for condition) - For Jumps<br>
	• Opcode, offset, and PC<br>
	- For Jump Register<br>
	• Opcode and register value<br>
	- For Conditional Branches<br>
	• Opcode, offset, PC, and register (for condition<br>
	- For all others<br>
	• Opcode and PC<br> **n what stage do w**
	- - Opcode and PC
- In what stage do we know these?
	-
- Opcode, offset, and PC<br>
 For Jump Register<br>
 Opcode and register value<br>
 Opcode, offset, PC, and register<br>
 For all others<br>
 Opcode and PC<br> **n** what stage do we know these?<br>
 PC + Fetch<br>
 Opcode, offset  $\rightarrow$  Deco
	-
- For Jump Register<br>
 Opcode and register value<br>
 For Conditional Branches<br>
 Opcode, offset, PC, and register (for condition<br>
 For all others<br>
 Opcode and PC<br>
n what stage do we know these?<br>
 PC→ Fetch<br>
 Opcode, of • Opcode and register value<br>
– For Conditional Branches<br>
• Opcode, offset, PC, and register (for co<br>
– For all others<br>
• Opcode and PC<br> **n what stage do we know these?**<br>
– PC > Fetch<br>
– Opcode, offset  $\rightarrow$  Decode (or Fetc – For Conditional Branches<br>
• Opcode, offset, PC, and register (for condition)<br>
– For all others<br>
• Opcode and PC<br> **n** what stage do we know these?<br>
– PC→Fetch<br>
– Opcode, offset → Decode (or Fetch?)<br>
– Register value → D





What's a good guess for next PC ? PC + 4













#### 67

# Branch Pipeline Diagrams



#### New Stall Signal



#### Control Equations for PC and IR Muxes



#### Reducing Branch Penalty

One pipeline bubble can be removed if an extra comparator(or adder) is used in the Decode stage



# Reducing Branch Penalty

One pipeline bubble can be removed if an extra comparator is used in the Decode stage



Pipeline diagram now same as for jumps
## Branch Delay Slots

Change the ISA semantics so that the instruction that follows a jump or branch is always executed **Example 19 Sigmum Branch Delay Slots**<br>
or branch is always executed<br>  $-$  gives compiler the flexibility to put in a useful instruction<br>
where normally a pipeline bubble would have resulted.<br>
11 096 ADD

where normally a pipeline bubble would have resulted.



Other techniques include branch prediction, which can dramatically reduce the branch penalty... to come later

### Scheduling Branch Delay Slots



- A is the best choice, fills delay slot & reduces instruction count (IC) (#1)
- In B, the sub instruction may need to be copied, increasing IC
- In B and C, must be okay to execute sub when branch fails

# Why an instruction may not be dispatched every cycle (CPI > 1)

#### $\blacksquare$  Full bypassing may be too expensive to implement

- 
- Why an instruction may not be<br>dispatched every cycle (CPI > 1)<br>iull bypassing may be too expensive to implement<br>- Typically all frequently used paths are provided<br>- Some infrequently used bypass paths may increase cycle<br>ti Why an instruction may not be<br>dispatched every cycle (CPI > 1)<br>iull bypassing may be too expensive to implement<br>- Typically all frequently used paths are provided<br>- Some infrequently used bypass paths may increase cycle<br>ti time and counteract the benefit of reducing CPI

#### Loads have two cycle latency

- 
- Why an instruction may not be<br>dispatched every cycle (CPI > 1)<br>iull bypassing may be too expensive to implement<br>– Typically all frequently used paths are provided<br>– Some infrequently used bypass paths may increase cyc<br>time dispatched every cycle (CPI > 1)<br>
ull bypassing may be too expensive to implement<br>
– Typically all frequently used paths are provided<br>
– Some infrequently used bypass paths may increase cycle<br>
time and counteract the benef pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II. – Some infrequently used bypass paths may increase cyc<br>time and counteract the benefit of reducing CPI<br>**oads have two cycle latency**<br>– Instruction after load cannot use load result<br>– MIPS-I ISA defined load delay slots, a cally all frequently used paths are provided<br>he infrequently used bypass paths may increase<br>and counteract the benefit of reducing CPI<br>have two cycle latency<br>ruction after load cannot use load result<br>S-I ISA defined load d

#### ■ Conditional branches may cause bubbles

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler

# Traps and Interrupts (other Control hazards)

In class, we'll use following terminology

- **Exception:** An unusual internal event caused by program during execution aps and Interrupts (other Control hazards<br>class, we'll use following terminology<br>**example fault, arithmetic underflow**<br>- E.g., page fault, arithmetic underflow<br>**terrupt**: An external event outside of running<br>rogram
	-
- **Interrupt**: An external event outside of running program **Example 12** For all exercises the main of the response traps (c.f. IEEE 754 floating-point<br>
The F.e., page fault, arithmetic underflow<br> **Example 2** Forced transfer of control to supervisor<br> **Allows** and the proceed transf **otion:** An unusual internal event caused<br>
Tram during execution<br>
Tram and the secure of the sec
- **Trap:** Forced transfer of control to supervisor caused by exception or interrupt
	- standard)

# Asynchronous Interrupts

- An I/O device requests attention by asserting one of the prioritized interrupt request lines
- When the processor decides to process the interrupt
- **Asynchronous Interrupts**<br>
in I/O device requests attention by asserting on<br>
f the *prioritized interrupt request lines*<br>
Then the processor decides to process the<br>
terrupt<br>
 It stops the current program at instruction completing all the instructions up to  $I_{i-1}$  (precise interrupt) m I/O device requests attention by<br>
f the *prioritized interrupt request l*<br>
/hen the processor decides to pro<br>
terrupt<br>
– It stops the current program at instructions<br>
we completing all the instructions up to l<br> *interru* Example *interrupt request lines*<br>  $\sum_{n=1}^{\infty}$ <br>  $\sum_{n=1}^{\infty}$  the processor decides to process the<br>  $\sum_{n=1}^{\infty}$  stops the current program at instruction  $I_{i}$ ,<br>  $\sum_{n=1}^{\infty}$  (precisent interval)<br>
saves the PO of
	- It saves the PO of instruction  $I_i$  in a special register (EPC)
- First the *prioritized interrupt request lines*<br>
Then the processor decides to process the<br>
terrupt<br>
 It stops the current program at instruction  $I_i$ ,<br>
completing all the instructions up to  $I_{i-1}$  (precise<br>
interrupt) designated interrupt handler running in supervisor mode



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.

# Trap Handler

- Saves EPC before enabling interrupts to allow nested interrupts  $\Rightarrow$ **Trap Handler**<br>aves **EPC** before enabling interrupts to a<br>ested interrupts  $\Rightarrow$ <br>- need an instruction to move EPC into GPRs<br>- need a way to mask further interrupts at least  $Q_{\text{b}}$ **Trap Handler**<br>aves *EPC* before enabling interrupts to allow<br>ested interrupts  $\Rightarrow$ <br>- need an instruction to move EPC into GPRs<br>- need a way to mask further interrupts at least until EPC can be<br>saved<br>eeds to read a *statu* 
	-
	- saved
- Needs to read a status register that indicates the cause of the trap Saves *EPC* before enabling interrupts to allow<br>
nested interrupts  $\Rightarrow$ <br>  $-$  need an instruction to move *EPC* into *GPRs*<br>  $-$  need a way to mask further interrupts at least until *EPC* can be<br>
saved<br> **Needs to read a** *s* – need a way to mask further interrupts at least that expressed<br>eeds to read a *status register* that indicates the<br>**nuse** of the trap<br>ses a special indirect jump instruction ERET<br>eturn-from-environment) which<br>– enables in
- (return-from-environment) which - need an instruction to move EPC into GP<br>- need a way to mask further interrupts at<br>saved<br>eeds to read a *status register* t<br>**ause** of the trap<br>ses a special indirect jump inst<br>eturn-from-environment) whic<br>- enables inter – need all institution to move ere into Grass<br>
– need a way to mask further interrupts at least until EPC can<br>
saved<br>
eeds to read a *status register* that indicates<br> **ause** of the trap<br>
ses a special indirect jump instruc Ped an instruction to move EPC into GPRs<br>
ed a way to mask further interrupts at least until EPC cased<br>
Subsets to read a status register that indicates<br>
Per of the trap<br>
a special indirect jump instruction ERET<br>
From-envi
	-
	-
	-

# Synchronous Trap

- A synchronous trap is caused by an exception on a particular instruction
- In general, the instruction cannot be completed and needs to be restarted after the exception has been handled synchronous trap is caused by an exception on<br>particular instruction<br>is general, the instruction cannot be completed<br>and needs to be *restarted* after the exception has<br>een handled<br>— requires undoing the effect of one or The instruction<br>
neral, the instruction<br>
needs to be *restarted* after the exception<br>
handled<br>
quires undoing the effect of one or more particed<br>
recase of a system call trap, the instructions
	- executed instructions
- In the case of a system call trap, the instruction is considered to have been completed nd needs to be *restarted* after the exception has<br>
een handled<br>
- requires undoing the effect of one or more partially<br>
executed instructions<br>
the case of a system call trap, the instruction is<br>
onsidered to have been com
	- privileged mode

## **Exception Handling 5-Stage Pipeline**



- **How to handle multiple simultaneous exceptions in** different pipeline stages?
- How and where to handle external asynchronous interrupts?

#### **Exception Handling 5-Stage Pipeline**



# **Exception Handling 5-Stage Pipeline**

- Hold exception flags in pipeline until commit point (M stage)
- **Exceptions in earlier pipe stages override later** exceptions for a given instruction Provide a continuing the stages of the set of the process of the process of the stages of the st
- Inject external interrupts at commit point (override others)
- If trap at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

# Speculating on Exceptions

- **Prediction mechanism**
- Speculating on Exceptions<br>
rediction mechanism<br>
 Exceptions are rare, so simply predicting no exceptions is very<br>
heck prediction mechanism accurate! Speculating on Exceptions<br>
rediction mechanism<br>
- Exceptions are rare, so simply predicting no exceptions is very<br>
accurate!<br>
heck prediction mechanism<br>
- Exceptions detected at end of instruction execution pipeline,<br>
spec Example of the securate!<br>
Solution of the securate!<br>
Solution of the securate!<br>
Solution of the securition of the securition pipe<br>
Discussion of the securition of the securition pipe<br>
Perry mechanism<br>
Solvery mechanism<br>
So
- Check prediction mechanism
	- special hardware for various exception types
- **Recovery mechanism**
- Fraction mechanism<br>
 Exceptions are rare, so simply predicting no exceptions is very<br>
accurate!<br>
heck prediction mechanism<br>
 Exceptions detected at end of instruction execution pipeline,<br>
special hardware for various exc - Only write architectural state at commit point, so can throw away<br>partially executed instructions after exception rediction mechanism<br>
- Exceptions are rare, so simply predicting no exceptions is very<br>
accurate!<br>
heck prediction mechanism<br>
- Exceptions detected at end of instruction execution pipeline,<br>
special hardware for various ex
	-
- Bypassing allows use of uncommitted instruction results by following instructions

# Exception Pipeline Diagram



Resource Usage

# Exceptions handled by OS Kernel

#### An exception is a transfer of control to the OS kernel in response to some event (i.e., change in processor state)



# Issues in Complex Pipeline Control

- **Issues in Complex Pipeline Control**<br>• Structural conflicts at the execution stage if some FPU or memory<br>unit is not pipelined and takes more than one cycle<br>• Structural conflicts at the write-back stage due to variable unit is not pipelined and takes more than one cycle **Structural conflicts at the execution stage if some FPU or memory**<br>
• Structural conflicts at the execution stage if some FPU or memory<br>
• Structural conflicts at the write-back stage due to variable<br> **• Cut-of-order writ** • Structural conflicts at the execution stage if some FPU or memory<br>unit is not pipelined and takes more than one cycle<br>• Structural conflicts at the write-back stage due to variable<br>latencies of different functional units
- latencies of different functional units
- functional units
- licts at the execution stage if some FPU or memory<br>
ed and takes more than one cycle<br>
licts at the write-back stage due to variable<br>
rent functional units<br>
rrite hazards due to variable latencies of different<br>
exceptions?<br> ALU TUME NEWSLETTING Fadd Fmul Fdiv ssue GPRs FPRs • Structural conflicts at the execution stage<br>
unit is not pipelined and takes more than or<br>
• Structural conflicts at the write-back stage<br>
latencies of different functional units<br>
• Out-of-order write hazards due to vari Pend Conflicts at the write-back stage due to variable<br>different functional units<br>der write hazards due to variable latencies of counts<br>andle exceptions?<br>Ferres Contract of Contract of the Mem



## In-Order Superscalar Pipeline

- Data  $2$  Dual  $\bigcup$  $\ln$ st.  $\boxed{2}$ GPRs  $\left[\begin{array}{c|c} x_1 & + & x_2 \\ \hline \end{array}\right]$  Mem  $\left[\begin{array}{ccc|c} x_1 & x_2 & \cdots & x_n \\ \hline \end{array}\right]$  W  $P\left( \begin{array}{cc} \text{msc} \\ \text{Mem} \end{array} \right)$   $P\left( \begin{array}{cc} \text{D} \\ \text{Decode} \end{array} \right)$   $\left[ \begin{array}{cc} \text{GPRs} \\ \text{Nem} \end{array} \right]$ Decode  $\Box$  GPRs  $\left| \begin{array}{c} |X| \geq 1 \\ 1 \end{array} \right|$   $\left| \begin{array}{c} |X| \geq 1 \\ 1 \end{array} \right|$  Mem  $\left| \begin{array}{c} |X| \geq 1 \\ 1 \end{array} \right|$ X<del>3 r<mark>i</mark></del> W<sup>1</sup> Structions per cycle; issue<br>
FPRs<br>
Structions per cycle; issue<br>
meously if one is<br>
way of increasing throughput,<br>
Provide Alpha 21064 (1992) &  $\mathbf{r}$ FPRs  $\vert x_1 \vert \rightarrow x_2$  FAdd X2 FAdd X3 H<mark>+ W</mark> Fetch two instructions per cycle; issued both simultaneously if one is<br>integer/memory and other is floating<br>point<br>Inexpensive way of increasing throughput,<br>examples include Alpha 21064 (1992) &<br>MIPS R5000 series (1996)<br>Sam Fetch two instructions per cycle; issue both simultaneously if one is integer/memory and other is floating X2 FMul X3 point **Inexpensive way of increasing throughput,** Unpipelined examples include Alpha 21064 (1992) & divider $F$ Div  $X^{\mu\nu}$   $X^{\mu}$   $X^{\$ MIPS R5000 series (1996) **Commit**
- Same idea can be extended to wider issue by duplicating functional units (e.g. 4-issue ports and bypassing costs grow quickly

Point

# Next Lecture : SuperScalar Processor<br>(Instruction level parallel) *tt Lecture : SuperScalar Process*<br>(Instruction level parallel)<br>Pengju